A novel architecture to extend the bandwidth of the Doherty power amplifier (DPA) is presented in this article. It is illustrated that two DPA modes at different frequency bands can be realized by simply swapping the gate biases of the transistors without changing the matching circuits, and hence, ultrawide bandwidth can be achieved by using a single load modulation network in DPA. A dual-mode DPA with 2.8-4.1-GHz bandwidth for Mode I and 2.2-2.7-GHz/4.2-4.8-GHz bandwidth for Mode II using commercial GaN transistors is designed and implemented to validate the proposed architecture. The fabricated DPA attains a measured 7.5-11.7-dB gain and 39.2-41-dBm saturated power. 35.0%-49.7% drain efficiency is obtained at 6-dB output power back-off for the designed dual-mode bands. When driven by a ten-carrier 200-MHz OFDM signal with 7.7-dB peak-to-average power ratio, the proposed DPA achieves adjacent channel leakage ratio of better than −50 dBc after digital predistortion at 2.5 GHz/3.5 GHz/4.5 GHz with an average efficiency of 46.0%/35.7%/33.0%. This simple configuration provides a promising solution for 5G, where multiple frequency bands in sub-6 GHz will be deployed.
been focused on frequency bands below 3 GHz [6] [7] [8] [9] [10] [11] [12] . The next-generation wireless communication system, i.e., 5G, will employ new core-air interfaces with frequency bands from 3 to 6 GHz, e.g., Band N77 from 3.3 to 4.2 GHz and Band N79 from 4.4 to 5.0 GHz [13] , [14] , to provide larger signal bandwidths. In the meantime, the LTE bands, e.g., 3GPP Bands No. 40 of 2300-2400 MHz and No. 41 of 2496-2690 MHz [14] , will continue to be used in the 5G system. It is thus desirable to have DPAs operated in a wide range of frequency bands.
To support multimode/multiband operations, bandwidth extension techniques for DPAs have received widespread attention recently. By employing techniques such as postmatching networks [7] [8] [9] , integrated compensating reactance [10] , and continuous-mode operations [11] , [12] , the bandwidth of the DPAs can be greatly extended. These mentioned techniques mainly focus on the design of broadband load modulation networks. The bandwidth expansion of DPAs at architecture level has also been explored, such as dual input [2] , [3] or bias adaptation [15] . Other techniques for improving average efficiency such as load modulated balanced PAs [16] and Doherty-like multi-transistors combing PAs [17] also extend the bandwidth to higher than 3 GHz to meet the requirements for the 5G systems. Nevertheless, the bandwidths of DPAs are still limited and it is very challenging to design a high-efficiency Doherty PA to cover the full bandwidth of 5G, e.g., from 2 to 5 or 6 GHz.
In this article, a new Doherty configuration is presented to extend the bandwidth of the DPA to cover a multi-gigahertz range. It is illustrated that, with a proper design, the same broadband load modulation network can be used for the DPA to operate at two modes at different frequency bands by using a pair of reciprocal gate biases without any changes in the circuits. A DPA using commercial GaN devices with a bandwidth of 2.8-4.1 GHz for Mode I and 2.2-2.7 GHz/ 4. 2-4.8 GHz for Mode II is designed and implemented employing the proposed structure. For the fabricated PA, the Doherty operation can be well obtained for both the two designed modes, and more than one-octave bandwidth is achieved. The combined bandwidth of the two modes of the proposed DPA covers almost all the sub-6-GHz frequency bands for 5G applications.
The remaining part of this article is organized as follows. Section II demonstrates the operation theory of the proposed DPA. Section III shows the detailed procedures of realizing the DPA with the Cree40006s transistor on a 31-mi Rogers 5880 substrate. In Section IV, the experimental results are presented with a conclusion given in Section V.
II. THEORETICAL ANALYSIS OF THE PROPOSED DPA
The DPA usually combines two amplifiers through a load modulation network at the output. In a conventional design, one of the amplifiers, i.e., carrier amplifier, is biased for Class-AB operation, while the other, i.e., peaking amplifier, is biased at Class-C mode. At high input power levels, both amplifiers are active and deliver power to the load. When the input power is low, only the carrier amplifier is active. To maintain the efficiency at power back-off, the load resistance appearing to the carrier amplifier must be increased via the load modulation network when the input power is reduced. Due to intrinsic limits of the circuits, it is difficult to provide the optimum matching across wide bandwidth at a single operation mode in DPA. Multimode and multiband designs have been proposed to extend the bandwidth but these designs usually involve complicated circuits or control units.
In this work, we propose a simple broadband dual-mode DPA architecture, as shown in Fig. 1 . The core idea is to realize the Doherty characteristics in different modes at different frequency bands by simply switching the gate voltages, V G S−1 and V G S−2 , as shown in Fig. 1(a) , of two identical transistors without changing the circuits. In Mode I, the transistor 1 (T1) is biased with V G S−1 at Class-AB mode as the carrier amplifier, while the transistor 2 (T2) is biased with V G S−2 at Class-C mode as the peaking amplifier. In Mode II, the matching networks are the same, but the gate biases of T1 and T2 are swapped, and thus, the carrier and peaking amplifiers are exchanged, namely, T1 becomes peaking and T2 becomes a carrier. The frequency responses of the load modulation network at different modes are different. With a proper design, if in Mode I, the PA can cover the middle frequency band, while in Mode II, it can cover the remaining two bands at the two ends, as shown in Fig. 1(b) , the combined frequency band of the DPA will be very wide.
A. Load Modulation Analysis
To implement the above-mentioned idea, we propose a symmetric configuration and use a generalized output matching network (OMN) for carrier and peaking amplifier, respectively, as shown in Fig. 2 , where the two transistors are represented by current generators (CGs).
To simplify analysis, we assume that the parasitic of the transistors and package parameters can be entirely absorbed into the OMNs. For this schematic, the proposed two modes are defined as follows: in Mode I, CG1 is biased at Class-AB mode as the carrier device and CG2 is biased at Class-C mode as the peaking device, while in Mode II, CG1 becomes the peaking device and CG2 is the carrier device.
Let us assume that the OMNs can realize matching from Z T to Z T in the designed band, and θ M1 and θ M2 are the phase shifts of OMN 1 and OMN 2, respectively. The ABCD matrix of the lossless OMNs can be described as
where Z T can be set to R opt , the optimum load impedance for Class-B operation of the device. Therefore, the voltage and current relationship between CG plane and the combining node can be expressed as
From (2), we can calculate the current at CG plane as
where the voltage at the combining node is
where Z L represents the combining load of the two branches, which is equal to Z T /2. To meet the equal-phase combining condition at saturation (at the combining node) for the symmetrical Doherty operation, the following current relationship should be satisfied:
From (3)-(5), we can obtain
Therefore, in both Mode I and Mode II, the current generated by CG1 and CG2 should satisfy the following relationship:
Equation (7) indicates that the equal-phase combining condition at saturation can be satisfied by adding a phase compensation network with the phase shift of (θ M1 − θ M2 ) at the input of CG1 for both Mode I and Mode II.
When the equal-phase combining condition in (5) is satisfied, the load impedance at the combining node can be calculated as
On the other hand, the matching impedance of the OMN at CG plane Z M can be expressed as
where Z MT is the load impedance of each amplifier branch before the combining point. Substituting (1) into (9), we obtain
where Z M1 and Z M2 are the matching impedances of OMNs at the CG planes. Substituting (8) into (10) and (11), we can know
which means that the required impedance for the carrier and peaking branches is both matched to R opt , meeting the condition for the Doherty operation at saturation for both Mode I and Mode II. In Mode I, only CG1 is active at back-off, CG2 is not yet turned on and it presents an open circuit at CG2 plane. The branch impedance Z MT 1,bo = Z L //Z M O2,bo , in which Z M O2,bo represents the output impedance of the CG2 branch and can be expressed as
Substituting (13) into (10), we can obtain the back-off matching impedance Z M1,bo of Mode I as
To satisfy the Doherty operation, Z M1,bo should be matched to 2R opt . As we know, the phase of the OMN is frequency dependent. Let us set θ M1 = −90 • and θ M2 = −180 • at the center frequency. If we sweep θ M1 and θ M2 with the normalized frequencies, the normalized resistance of Z M1,bo can be shown in Fig. 3 (a), where we can see that the DPA can operate within a wide frequency band. In Mode II, CG2 becomes the carrier, while CG1 is the peaking. Equation (12) can still be established at saturation, as the proposed DPA employs a symmetric structure. At backoff, the carrier branch is changed to the CG2 branch and the CG1 is turned off. Thus, Z MT 2, bo 
Substituting (15) into (11) , the back-off matching impedance Z M2,bo of Mode II can be calculated as
As mentioned earlier, in the proposed DPA, we only switch the biases but do not change the circuits when moving from Mode I to Mode II. Therefore, θ M1 and θ M2 stay the same. If we sweep θ M1 and θ M2 with the normalized frequencies again, the normalized resistance of Z M2,bo is shown in Fig. 3(b) , where we can see that, although the PA can no longer operate as Doherty at the center frequency band, at each sideband, the output impedance can still be made close to the optimum, and thus, the Doherty operation can still be achieved. Therefore, from Fig. 3 , we can see that if the bandwidth characteristics can be combined properly between two modes, a wideband DPA can be obtained. Further design considerations will be discussed in detail in Sections II-B-II-E.
B. Bandwidth Analysis
From the above-mentioned equations, we can see that the required impedance of the proposed DPA at saturation for both Mode I and Mode II can be automatically achieved when the equal-phase combining condition is satisfied. Therefore, the bandwidth performance is mainly determined by the back-off impedance. In Doherty design, the bandwidth of a DPA can be defined with power contours relating to a certain back-off output power level, which is called "power bandwidth" [18] [19] [20] . In addition, the back-off output power level of a DPA can be defined as B O p = 10 log 10 (2γ ) (17) where γ represents the ratio of the back-off resistance related to R opt . The δ dB power bandwidth can be defined by determining the frequency range in which the back-off impedance stays within the δ dB power contour on the Smith chart. Therefore, to obtain the δ dB power bandwidth for the proposed DPA, the real part of the back-off impedance and admittance is required to satisfy the following two equations [21] , [22] :
The required back-off impedances of the proposed DPA are expressed by phases θ M1 and θ M2 and Z T of OMNs in (14) and (16) . Thus, to define the bandwidth of the proposed DPA, it is crucial to discuss the impact of θ M1 and θ M2 . θ M1 and θ M2 are frequency dependent and can be defined as
where f refers to the operation frequency, which is normalized to the center frequency f c , θ 1 and θ 2 are the reference phases at f c , and α and β are the changing factors of the phase change with the operation frequency of OMN 1 and OMN 2, respectively. From (14) , (16) , (20) , and (21), we can see that Z M1,bo and Z M2,bo can be expressed by using α, β, θ 1 , θ 2 , and f . If these parameters are substituted into (18) and (19) , the resistances of Z M1,bo and Z M2,bo are now restricted to the condition (18) , and the conductances of Y M1,bo and Y M2,bo are restricted to the condition (19) . With fixed γ and δ, and with the certain selection of α, β, θ 1 , and θ 2 , the bandwidth of Mode I can be solved by inequalities in relation to Z M1,bo and Y M1,bo , and the bandwidth of Mode II can be solved by inequalities relating to Z M2,bo and Y M2,bo . To clearly illustrate the impact of different parameters, further discussions are given in the following.
1) Selection of α and β: To simplify the analysis, θ 1 is fixed to −90 • , and θ 2 is set to −180 • . Let us take an example with β = 1.3 and vary α to show the bandwidth variations, assuming α < β. The normalized resistances and conductances values versus the normalized frequencies are shown in Fig. 4 (a) and (b), respectively. If we use γ = 2.5 and δ = 1.5 to define the boundary condition in (18) and (19) , the bandwidth of the DPA in Mode I can be found as the frequency bands where the resistance and conductance values are higher than the boundary, as shown in Fig. 4 (a) and (b). Following the same rule, the bandwidth of the DPA in Mode II can be found in the same way as shown in Fig. 4 (a) and (b). Table I summarizes the obtained bandwidth shown in Fig. 4 From Fig. 4 (a) and Table I , we can see that the impedance distribution is symmetric to the center frequency, which means that the bandwidth is also symmetric. In addition, the bandwidth of Mode I is decreased with α rising from 0.48 to 1.12, (14), (16), (20) , and (21), we can see that the bandwidth of Mode I becomes narrower and be concentrated around f c . When β is smaller than a certain α, the bandwidth of Mode II will disappear.
2) Selection of θ 1 and θ 2 : The bandwidths are also impacted by θ 1 and θ 2 . To simplify the analysis, α and β are fixed to 0.8 and 1.3, when considering the impact of the reference phases. The normalized resistance and normalized conductance with different values of θ 1 when θ 2 = −180 • are shown in Fig. 5 (a) and (b). Using the same method mentioned above, the bandwidths for different modes are calculated in Table II . From Fig. 5 (a) and (b), the lines shape of the impedance becomes asymmetric to f c . The bandwidths are impacted by this asymmetry, as shown in Table II .
From the above-mentioned results, we can see that the realized bands can be flexibly configured based on a different value of the parameters of OMNs. In order to cover a bandwidth as wide as possible using Mode I and Mode II, symmetrical bandwidth is required. In this situation, θ M1 = −90 • and θ M2 = −180 • should be set. In addition, the value of α and β shall be determined to facilitate a easy implementation of OMNs.
C. Back-Off Efficiency Performance
In the conventional symmetric DPA configuration, back-off matching impedance of 2R opt for the carrier amplifier is usually required to achieve high efficiency performance at 6-dB back-off. However, in the proposed DPA, larger than 2R opt back-off matching resistance can occur within the wide operation bandwidth. For example, when the configuration of θ M1 = −90 • , θ M2 = −180 • , α = 0.5, and β = 1 is used, the normalized resistances of Mode I and Mode II are shown in Fig. 3 . Within the operation bandwidth, the backoff matching resistance is close to 2R opt in Mode I, while it ranges from 2R opt to 3.045R opt in Mode II.
To obtain high back-off efficiency in a Doherty PA, the gate bias of the peaking amplifier is usually configured according to the back-off resistance value. Although the back-off level is defined in (17) , when the back-off matching resistance is higher than 2R opt , high efficiency can be obtained over larger than 6-dB output power range if the gate bias is properly configured based on the resistance value 3.045R opt in Mode II [23] , [24] . However, this may lead to a narrow operation bandwidth because the back-off resistance value decreases at other frequencies in Mode II. To achieve a wider bandwidth for Mode II, the proposed DPA can be overdriven to a certain extent at back-off [25] .
Let us assume that the gate bias is set to make the peaking device turn on at B O γ dB back-off. The overdriven level of the proposed DPA at back-off can be defined as B O p − B O γ . From (14) , (16) , and (17), the overdriven level can be easily calculated. By employing the overdriven current waveform introduced in [25] and [26] , we can obtain the back-off efficiency performance of the proposed DPA. Fig. 6 shows the ideal back-off efficiency versus frequency for different values of B O r in Mode II. Due to the symmetry of the two bands in Mode II, Fig. 6 only shows the lower band. It can be seen that both efficiency and bandwidth change with B O r , which indicates that, in practice, B O r and the gate bias value of the peaking amplifier should be selected based on the performance tradeoff between the bandwidth and back-off efficiency.
In the proposed design, we can set B O r as 6.5 dB, which gives the minimum back-off efficiency of 67% in Mode II band. On the other hand, for Mode I, the normalized matching resistance at back-off is close to 2R opt within a wide frequency range, so B O r = 6 dB can be set. We can obtain the back-off efficiency performance of the proposed DPA in both Mode I and Mode II, as shown in Fig. 7 . It can be seen that, using the proposed configuration, the high-efficiency bandwidth can be obviously extended. The fractional bandwidth with higher than 67% ideal back-off efficiency is expanded from 70% to 101%.
The above-mentioned analysis shows the ideal back-off efficiency performance of the proposed dual-mode DPA. However, for a practical transistor, the efficiency will drop to some extent at the back-off region. Moreover, the bandwidth analysis in Section II-B is based on the power contours, the back-off efficiency performance within the working bandwidth might not be clearly obtained. In order to observe the back-off efficiency performance of the proposed DPA clearly within the resulting bandwidth, the efficiency contours at the back-off can be introduced. As an example, in Fig. 8 , the deembedded back-off efficiency contours of a commercial GaN transistors from load-pull simulation at 4.5 GHz are used to observe the efficiency performance of the proposed DPA when θ M1 = −90 • , θ M2 = −180 • , α = 0.5, and β = 1. It should be noted that the bandwidth defined by the 1.5-dB power contour in Fig. 8 is almost the same as the 67% ideal efficiency bandwidth obtained from Fig. 7 . From Fig. 8 , we can see that, by employing the back-off impedance within the defined power contour, the back-off efficiency can be kept higher than 51% PAE, which illustrates that the proposed architecture can achieve high back-off efficiency.
D. Phase Compensation
From the above-mentioned analysis, we can know that the bandwidth extension of the DPA can be realized by using the proposed dual-mode method. However, as shown in (7), the signals of two branch amplifiers can only be combined properly with suitable phase compensation networks, and then the Doherty operation can be satisfied. Thus, the phase compensation network should be designed properly.
Depending how the load modulation network is designed, the phase compensation network can be simple or becomes very complex. To simplify the design, in this work, we divide OMN 2 into two parts: one part is the same as OMN 1 and the other is an off-set network that can be realized by using a transmission line (TL). The schematic of this configuration is shown in Fig. 9 , where the OMN 1 is realized by using an equivalent quarter wavelength network (EQWN) Fig. 9 . Proposed dual-mode DPA structure with phase compensator. with characteristic impedance of R opt , where θ 1 = −90 • . The OMN 2 includes two parts: the EQWN and an off-set line, and let the phase of OMN 2 satisfies the condition of θ 2 = −180 • . By using this design, the phase compensation conditions in (7) can be easily satisfied.
In Mode I, the phase of the off-set line is −(π/2) f . Therefore, the relationship between θ M1 and θ M2 in this situation can be expressed as
which presents the phase that needs to be compensated. It is obvious that this phase characteristic can be compensated by another off-set line setting in front of the input network of CG1 as the phase compensator shown in Fig. 9 . In Mode II, (22) is also established, thus the phase can be compensated. In addition, substituting (22) into (20) and (21), we can obtain β = α + 0.5. With this relationship, it is easy to determine the specific value of α and β according to the network structure of OMN 1.
It is worth mentioning that the above-mentioned simple structure is just one example of the proposed dual-mode configurations. With different α and β, various distributions of normalized carrier resistances can be obtained, and thus, the PA can be designed to be operated at different frequency ranges. This flexibility can be used to design different dual-mode DPAs based on the specific applications.
E. Practical Bandwidth Limitation Discussion
In Sections II-A and II-B, we assume that the parasitic and package parameters of the active device can be absorbed in the OMNs. The absorption may limit the bandwidth of the DPA because the frequency response of the network depends on the required R opt and the capacitance values of the parasitic. Generally, the fundamental bandwidth limitation of a matching network is determined by the Bode-Fano limitation. If only the drain-to-source capacitor C ds is the main concern here, for the matching target with a capacitive load, the following equation can be obtained based on the Bode-Fano limitation as:
where we can set R = R opt , C = C ds , and = min indicates inside of the operation band, while = 1 represents outside of the band. The center frequency is defined as ω 0 /2π. The fractional bandwidth ω can be described as follows:
Let min = 0.1 and set the center frequency at 3.5 GHz, the fractional bandwidth versus C ds can be obtained as shown in Fig. 10 , where we can see that the bandwidth limitation does not affect the DPA design significantly if R opt and C ds are sufficiently small. In fact, in most commercial GaN devices, R opt can vary from tens to a few ohms, while the related C ds varies from fractional picofarad to a few picofarads, and in practical design, the realizable fractional bandwidth for Doherty in each mode is usually not over one octave. From the Bode-Fano limitation equation (24) and Fig. 10 , we can conclude that the bandwidth of the proposed DPA is not limited by R opt and it is reasonable to absorb C ds into OMN design if C ds is small.
It should be noted that the above-mentioned analysis does not consider the circuits structure of the matching network. To further verify whether the proposed DPA architecture is still workable when different values of R opt and C ds are used, it is more practical to consider the impact of designed matching networks. Two matching examples with different OMN1 and OMN2 are simulated here. The circuits structure is the same as that shown in Fig. 9 . The impedance ratio of the entire output network is mainly realized by the postmatching network. Because high-order matching networks can be used to design the postmatching network, the bandwidth limitation mainly arises from the two OMNs. Moreover, because the impedance ratio of the two OMNs is equal to 1 (from R opt to R opt ), the bandwidth is not limited by different values of R opt . In this situation, the limitation is mainly from the impact of the value of C ds when a specific value of R opt is used.
Two examples of matching for devices with different power levels are given here to verify the adaptability of the proposed DPA architecture. R opt of 32 and 15 and C ds of 1.22 and 2.6 pF are chosen to model two different active devices with 10-and 25-W output power, respectively. The target bandwidths are supposed to cover wider than 40% fractional bandwidth in Mode I. Following the analysis in Section II-B, α = 0.7 and β = 1.25 are chosen, the related phase variation is from −40 • to −140 • for OMN1, and from −90 • to −270 • for OMN2. A low-pass circuits structure with the drain bias line is used to design the required OMN1 for both the two devices. The OMNs are designed in two different frequency bands for the two devices. The back-off impedance of the related dual modes is shown in Figs. 11 and 12 on the Smith chart. The related reference impedance of the Smith chart is set to 32 and 15 , respectively. From the results shown in Figs. 11 and 12 , we can see that the bandwidth of 1.7-4.0 GHz and 1.5-3.4 GHz can be achieved for the 32-and 15-R opt devices. The simulated dual-mode impedance is close to that predicted by the theory. The above-mentioned examples illustrate that the proposed architecture is applicable to devices with different R opt and C ds .
III. DESIGN OF ULTRA-WIDEBAND DUAL-MODE DPA
To demonstrate the proposed design, commercial GaN HEMTs CGH40006s from Wolfspeed were used for the proposed DPA because its good performance when operating at frequencies higher than 4 GHz. The DPA was fabricated on 31-mi Rogers 5880 substrates with a dielectric constant of 2.2. The drain supply voltage V DS was set as 28 V. The package parasitic of the device was deembedded first. The circuit that was used to model the parasitic and package is shown in Fig. 13 . Based on the load-pull simulation and S-parameters of transistor when the device is turned off, the capacitance and inductance values of 0.8 pF, 0.5 nH, 0.1 pF, and 0.1 nH are Fig. 13 . Circuit of EQWN design. estimated over frequencies ranging from 2.0 to 5.0 GHz. The method of estimation introduced in [27] is used. In addition, the knee voltage of the transistor was estimated as 4.5 V, and the maximum drain current was 0.75 A. R opt was calculated as 62 .
A. Design Parameters Calculation
From the discussion in Section II, we can know that the bandwidth of the proposed architecture depends on the network parameters θ 1 , θ 2 , α, and β. To achieve ultra-wideband Doherty operation, θ 1 and θ 2 were chosen as −90 • and −180 • at the center frequency of 3.6 GHz. To satisfy the equal phase condition mentioned in Section II and achieve wide high-efficiency bandwidth at back-off, α = 0.93 and β = 1.43 were set, covering the frequency band from 2.344 to 4.856 GHz with higher than 67% ideal back-off efficiency. In this configuration, the range of θ M1 in the target band changes from −31.58 • to −148.4 • , and θ M2 changes from −90.17 • to −269.8 • . Once these parameters were determined, the OMNs and the phase compensation network can be designed.
B. Dual-Mode DPA Design
The schematic of the designed dual-mode DPA is shown in Fig. 14. The design details are given as follows.
First, an EQWN was designed as OMN 1 with the consideration of absorbing the parasitic parameters of transistor. A T-shape TL structure was utilized, as shown in Fig. 13 . In the proposed design, since the matching target of EQWN was simple, the specific parameters of the TLs in EQWN were therefore directly optimized to achieve the required phase range and the target matching impedance with the same load value of R opt . For OMN 2, the same EQWN circuit was employed with an added TL with a characteristic impedance of R opt to tune the phase of OMN 2, as shown in Fig. 14. Drain bias lines for T1 and T2 were included in both OMN 1 and OMN 2. All the widths and lengths of the used TLs are given in Fig. 14.  Fig. 15(a) demonstrates the phase shift of EQWN (OMN 1) and EQWN plus an off-set line (OMN 2). From Fig. 15(a) , the phase range of OMN 1 in the target band is from −30 • to −156 • . For OMN 2, the phase range is from −85 • to −286 • . The designed phase ranges of these two networks are close to what are required. In Fig. 15(b) , the simulated matching impedance of OMN 1 and OMN 2 is shown on the Smith chart with the load impedance set to R opt . The reference impedance is also set to R opt . Fig. 15(b) shows that the matching impedance of the OMNs is close to R opt across 2.35-4.85 GHz.
Second, after designing OMN 1 and OMN 2, a postmatching network, which realizes the matching from 50 to R opt /2 in the designed frequency band covering the two modes, was designed by using a stepped TL structure. Once these networks were designed, the back-off impedance of the carrier branch at back-off region for Mode I and Mode II can be obtained, the simulated impedance at back-off region is shown on Smith chart in Fig.16 , where we can see that the impedances are located close to the region defined by the output power contours.
Third, because the proposed DPA uses reciprocal gate biases to set the operations into two different modes, the same input matching networks (IMNs) were used in both RF chains to guarantee the DPA operation in Mode I and Mode II. To compensate for the phase difference between OMN 1 and OMN 2, a 50-TL is applied in front of the IMN of T1. In addition, the circuits of the used power divider are shown in Fig. 14. Electromagnetic (EM) simulation of the entire DPA was run in ADS Momentum from Keysight. The V G S−1 was set to −2.9 V with the quiescent current 70 mA, while V G S−2 was set to −6 V. It should be noted that the dimensions of the circuits have been optimized to a certain degree for better DPA performance.
Finally, the simulation results of Mode I and Mode II are shown in Fig. 17 . All simulations in the design procedure were performed with ADS. Frequency range from 2.85 to 4.25 GHz is achieved for Mode I and 2.3-2.75 GHz/4.35-4.9 GHz is achieved for Mode II. From Fig. 17(a) and (b), we can see that higher than 40% drain efficiency can be achieved at 6-dB back-off region throughout the entire band.
From the above-mentioned simulation results, we can see that, in both modes, the Doherty operation can be observed, though at some frequencies, e.g., in the higher frequency band of Mode II, the Doherty operation is not obvious. This might be caused by several factors such as the nonideal second-harmonic control and mismatch of the fundamental impedance due to the imperfect parasitic absorbing over a wide bandwidth. Moreover, we targeted to cover a very wide bandwidth in the design, the gain of the designed DPA can vary at different frequencies. From Fig. 17(b) , we can see that the gain of designed DPA at high-frequency band of Mode II is lower than that in lower frequency bands, which leads the peaking amplifier is turned on earlier, and thus decreases the back-off efficiency of the designed DPA. To resolve this, the gate voltage can be slightly adjusted. By setting V G S−2 to −7.3 V, the back-off efficiency at higher frequency band can be improved as shown in Fig. 18 . 
C. Different R opt Application Simulation
To further verify whether the proposed DPA architecture is workable under different R opt conditions, the transistor CGH 40010F has been selected as the active device for another simulation example. The design method is the same as that introduced in Sections III-A and III-B. R opt of the transistor is 32 . α = 0.7 and β = 1.25 are chosen, the related phase variation is from −40 • to −140 • for OMN1, and from −90 • to −270 • for OMN2.
The target band is from 1.8 to 4 GHz, and the same Rogers substrate is employed for the design. The schematic of OMN 1 and OMN 2 is shown in Fig. 19 . The PMN realize the matching from 50 to 16 . High-order stepped-TL structure is used to design the PMN and IMNs. The simulated drain efficiency and gains versus output power are shown in Fig. 20 , where we can see that the simulated efficiencies at 6-dB back-off are from 47.8% to 58.5% with a maximum output power of 43-44 dBm throughout the entire designed band. This proves that the proposed design methodology is generic and it can be applied to various different devices.
IV. EXPERIMENTAL RESULTS
To better present the ultra-wideband performance of the proposed architecture, especially for 5G new air-interface applications, the design with CGH40006s, which has higher operation frequency, was fabricated. The photograph of the implemented DPA is shown in Fig. 21 . To evaluate the performance, the fabricated PA was measured with both continuous-wave (CW) and modulated signals. Measurements were performed in 2.7-4.2-GHz band for Mode I and 2.2-2.7 GHz/4.2-4.8-GHz band for Mode II. In the measurements, the quiescent current of device T1 was set to 70 mA for Mode I, and the gate bias voltage of T2 was set to −6.2 V. For Mode II, the gate biases condition of T1 and T2 was swapped. The CW and modulated signals were both generated by a vector signal generator, and the output power was measured using a spectrum analyzer. To drive the implemented DPA with enough input power, a broadband linear driver amplifier was employed to amplify the test signal. 
A. Measurement Results With CW Signal Excitation
The fabricated DPA was first tested using single-tone CW signal to validate the Doherty operation. The measured drain efficiency and gains of the fabricated DPA with respect to output power at different bands are shown in Fig. 22(a) for Mode I, and Fig. 22(b) for Mode II, where we can see that the Doherty operations are achieved in both two modes. There are some drops in back-off efficiency at the higher operation band in Mode II. This might be caused by the performance degradation of the transistor in the high frequencies. The overdriven condition in Mode II also causes efficiency degradation.
To better present the wideband characteristics of the proposed DPA, performance at saturation and back-off was measured from 2.2 to 4.8 GHz with a frequency step of 0.1 GHz. Fig. 23 shows the simulated and measured small-signal gain of the proposed DPA versus frequency. The simulated and measured output power and drain efficiency at saturation and back-off are presented along with frequency in Fig. 24 . From Figs. 23 and 24, we can see that the measured performance is in good agreement with the simulation results with a small frequency offset. In Mode I, the DPA achieves operation bandwidth of 2.8-4.1 GHz with small-signal gain of 8.5-9.6 dB and the maximum output power of 40.4-41.0 dBm. In the Mode I frequency band, saturated drain efficiency of 52.0%-68.0% is obtained. Meanwhile, at 6-dB output power back-off region, 42.0%-49.7% drain efficiency is achieved. In Mode II, the PA operates as a dual-band DPA with two different frequency bands of 2.2-2.7 GHz and 4.2-4.8 GHz. The maximum output power of 39.2-41.0 dBm is achieved with small-signal gain from 7.5 to 11.7 dB in these two bands. In Mode II frequency bands, saturated drain efficiency of 50.0%-72.0% is obtained. Meanwhile, at 6-dB output power back-off region, 35.0%-48.0% drain efficiency is achieved. It appears that the agreement between the measurements and simulations is not very good at some operation frequencies. This might be caused by the deviation of the fabrication and the inaccuracy of the transistor model, especially for the Class-C operation.
B. Measurement Results With Modulated Signal Excitation
To verify the capability of the proposed DPA under modulated signal stimulation, targeting 5G wideband applications, a ten-carrier 200-MHz OFDM signal with 7.7-dB PAPR was employed to test the fabricated digital predistortion (DPA). DPD was performed in the measurement to check if the proposed DPA is linearizable with wideband modulated signals. A nonparametric iterative learning control-based DPD method [28] was adopted, which iteratively adjusts the predistorted signal to achieve an ideal linear response at PA output.
The fabricated DPA was measured at the designed two modes, centering at 3.5 GHz for Mode I and 2.5 GHz/4.5 GHz for Mode II. Fig. 25 shows the output spectra of the proposed DPA at these measured frequencies with and without DPD. Further details of the performance under modulated signal excitation are summarized in Table III . From the results, we can see that, excited with very wide modulated signals, e.g., 200-MHz OFDM signals, the PA is effectively linearizable while maintaining high efficiency after DPD. The proposed DPA achieves average efficiency of 46.0%, 35.7%, and 33.0% with around 33-dBm average output power (7.3-8-dB back-off) at 2.5, 3.5, and 4.5 GHz, respectively. The AM/AM and AM/phase modulation (PM) characteristic of the proposed DPA with and without DPD at 3.5 GHz is also given here to present more feature under modulated signal stimulation, as shown in Fig. 26 . As the same as that in CW test, the average efficiencies at higher frequency bands are lower, which is mainly caused by the device performance degradation at higher frequencies and overdriving operation in Mode II. Although the linearity performance of the fabricated DPA varies in different working bands, it can be well compensated by DPD. The adjacent channel power ratio (ACPR) can be improved to be better than −50 dBc after DPD at all these frequency bands.
C. Performance Comparison
A performance comparison between the proposed DPA and some recently reported broadband PAs with high back-off efficiency is summarized in Table IV . η sat and η 6 dB represent the drain efficiency at saturation and back-off, respectively. It can be seen that the proposed DPA exhibits excellent wideband operation and achieves comparable performance with other PAs by employing the dual-mode architecture.
It is worth mentioning that the proposed idea is completely new and it is very different from what is used in conventional Doherty design. Although some tradeoffs between two modes need be considered in the matching network design, the bandwidth of the proposed DPA is almost doubled by using the reciprocal gate biases configuration, without increasing much the complexity of the matching circuits or the design procedures. The practical operation of the PA is also very simple. Switching from one mode to the other, only swapping the supply voltages of the gate biases is required. It provides a simple alternative solution to the usual complex designs and it can be attractive for sub-6-GHz 5G applications where a large range of operation bandwidths are required.
Furthermore, the fabricated PA is for proof of concept only and its performance can be improved with further optimization. The device itself is also not our main concern. The main contribution of this article is to present the new architecture and the related design methodology. The proposed approach is not constrained by the device used. The same configuration/architecture can be applied to any Doherty designs.
Although the performance and complexity may be different by using different devices, the proposed idea will still work in the same way.
V. CONCLUSION
A new configuration of DPA for extending its bandwidth is presented in this article. Reciprocal gate biases are used to switch the DPA between two modes at different frequency bands. Consequently, the proposed structure can maintain Doherty operation with high back-off efficiency across a wide range of frequency bands. With broadband load modulation and postmatching networks, the designed DPA achieves 6-dB back-off efficiency of 35.0%-49.7% from 2.2 to 4.8 GHz. The proposed DPA can cover various 5G and LTE frequency bands, and thus, it provides a promising solution for 5G in wideband operations.
